标题 |
A Ring Router Microarchitecture for NoCs
相关领域
计算机科学
路由器
芯片上的网络
单臂路由器
并行计算
多核处理器
核心路由器
嵌入式系统
计算机网络
计算机体系结构
布线(电子设计自动化)
炸薯条
微体系结构
|
网址 |
求助人暂未提供
AI链接 arxiv.org |
DOI |
暂未提供,该求助的时间将会延长,查看原因?
|
其它 | Network-on-Chip (NoC) has become a popular choice for connecting a large number of processing cores in chip multiprocessor design. In a conventional NoC design, most of the area in the router is occupied by the buffers and the crossbar switch. These two components also consume the majority of the router's power. Much of the research in NoC has been based on the conventional router microarchitecture. We propose a novel router microarchitecture that treats the router itself as a small network of the ring topology. It eliminates the large crossbar switch in the conventional design. In addition, network latency is much reduced. Simulation and circuit synthesis show that the proposed microarchitecture can reduce the latency, area and power by 53%, 34% and 27%, respectively, compared to the conventional design. |
求助人 |
研友_仲剑心 在
2020-10-06 22:03:39 发布,悬赏 10 积分
|
下载 | |
温馨提示:该文献已被科研通 学术中心 收录,前往查看
科研通『学术中心』是文献索引库,收集文献的基本信息(如标题、摘要、期刊、作者、被引量等),不提供下载功能。如需下载文献全文,请通过文献求助获取。
|