计算机科学
正则表达式
现场可编程门阵列
有效载荷(计算)
模式匹配
网络数据包
吞吐量
并行计算
延迟(音频)
匹配(统计)
嵌入式系统
操作系统
计算机网络
人工智能
电信
统计
数学
无线
作者
Jaehyun Nam,Seung Ho Na,Seungwon Shin,Taejune Park
标识
DOI:10.1016/j.jnca.2022.103507
摘要
Regular expression (regex) matching is an integral part of deep packet inspection (DPI), but its efficiency becomes a question due to low performance. For regex matching (REM) acceleration, FPGA-based solutions have emerged to maximize parallelism by processing multiple regex patterns concurrently. However, even though they significantly accelerate the performance, they have a critical problem that they do not support dynamic regex pattern updates in run time, which is the key functionality along with frequently altered signatures to cover newly identified vulnerabilities. Hence, we present Reinhardt, a new reconfigurable hardware architecture for REM. Reinhardt introduces new FPGA blocks, called reconfigurable cells, that form regex patterns in hardware, enabling real-time regex pattern update and match in run time while providing high performance. With the prototype of Reinhardt on NetFPGA-SUME, our evaluation shows that Reinhardt updates hundreds of regex patterns within a second and performs REM at up to 10 Gbps throughput (max. hardware bandwidth) with the constant latency. Our case studies also show that Reinhardt can operate in multiple modes (e.g., as a standalone NIDS/NIPS or as the REM accelerator for them).
科研通智能强力驱动
Strongly Powered by AbleSci AI