计算机科学
微晶玻璃
路由器
现场可编程门阵列
嵌入式系统
Verilog公司
芯片上的网络
计算机体系结构
正确性
管道(软件)
模块化设计
延迟(音频)
多核处理器
并行计算
操作系统
计算机网络
电信
程序设计语言
作者
Madhur Kumar,Deepank Grover,Tarun Sharma,Sujay Deb
标识
DOI:10.1145/3610396.3623266
摘要
We present NoxyGen, a Network-On-Chip(NoC) design and evaluation tool which generates NoC RTL in Verilog and functionally validates generated RTL. NoxyGen comes with parameterizable NoC router built using modular latency-insensitive pipeline stages, facilitating easy modifications. We describe the internal micro-architecture and configurable parameters of the router. Network statistics can be obtained by running synthetic traffics. Evaluation with synthetic benchmarks shows the effectiveness and correctness of the generated NoC RTL design by NoxyGen. For prototyping, we build a multicore system with Xilinx Microblaze cores connected using NoC on an FPGA and run message-passing (MPI) applications. We make NoxyGen open-source so that it can be used by the scientific community for further research on NoC and prototype their proposals to be run on FPGA.
科研通智能强力驱动
Strongly Powered by AbleSci AI