计算机科学
控制通道
现场可编程门阵列
计算机硬件
编码器
循环冗余校验
编码(内存)
电信线路
频道(广播)
计算机体系结构
吞吐量
嵌入式系统
计算机网络
无线
网络数据包
电信
人工智能
操作系统
作者
Shajeel Iqbal,A. Lund,Metodi P. Yankov,Thomas G. Nørgaard,Søren Forchhammer
标识
DOI:10.1109/icc45041.2023.10278744
摘要
In this article, we propose a flexible and parallelizable hardware architecture of the channel encoding chain for the fifth generation new radio (5G NR) physical downlink control channel (PDCCH). We propose a new polar encoder architecture based on the radix-k processing and fast Fourier transform (FFT) concepts. We also introduce the hardware architectures for cyclic redundancy check (CRC) interleaver and rate matcher for 5G NR PDCCH. We synthesized this complete channel encoding chain on a Virtex Ultrascale+ field-programmable gate-array (FPGA) and show that with the proposed architecture, a codeword throughput of 4.26 Gbps can be realized while consuming as little as 3% of FPGAs resources. The proposed polar encoding architecture can encode from 84 up to 164 resource blocks in the 5G NR frame structure. Encoding of multiple resource blocks can be systematically applied to highly dense (time and frequency) 5G NR fronthaul links supporting multiple antennas.
科研通智能强力驱动
Strongly Powered by AbleSci AI