过采样
物理
相位检测器
CMOS芯片
相(物质)
锁相环
探测器
抖动
算法
电子工程
计算机科学
光学
工程类
光电子学
量子力学
电压
作者
Kwanseo Park,Woorham Bae,Jinhyung Lee,Jeongho Hwang,Deog‐Kyoon Jeong
出处
期刊:IEEE Journal of Solid-state Circuits
[Institute of Electrical and Electronics Engineers]
日期:2018-10-01
卷期号:53 (10): 2982-2993
被引量:32
标识
DOI:10.1109/jssc.2018.2859947
摘要
A single-loop referenceless clock and data recovery (CDR) with a compact frequency acquisition scheme is presented. A bang-bang phase-frequency detector (BBPFD) is proposed that tracks the frequency difference by detecting the drift direction of the non-return to zero bit stream with respect to the multi-phase clock and generates UP/DN output signals accordingly. When frequency locked, the BBPFD is degenerated into the conventional bang-bang phase detector (BBPD). The UP/DN output signals from the BBPFD are thus connected directly to the loop filter, thereby reducing the acquisition time without any loss of cycles. The effect of sampling phase mismatch is analyzed, and the capture range is calculated. In addition, the frequency acquisition time is analytically derived and verified by simulation. The proposed CDR has been implemented in a 65-nm CMOS process and occupies an active area of 0.047 mm 2 . The measured capture range is 6.7-11.2 Gb/s, and the frequency acquisition time is less than 2.19 μs. The proposed CDR achieves error-free operation (BER <; 10 -12 ) for PRBS31 pattern and consumes 22.5 mW at 10 Gb/s.
科研通智能强力驱动
Strongly Powered by AbleSci AI