Die-to-Die ESD Discharge Current Analysis

SoC can contain multiple silicon dies connected by die-to-die interfaces. These interfaces do not require additional on-chip ESD protection, but must survive through frontend and backend processes. In this study, die-to-die discharge current waveforms are analyzed using calculation methods for estimating ESD protection targets for the internal interfaces.