锁相环
压控振荡器
抖动
相位噪声
噪声整形
三角积分调变
带宽(计算)
PLL多位
物理
电子工程
控制理论(社会学)
噪音(视频)
工程类
计算机科学
电气工程
电信
电压
控制(管理)
人工智能
图像(数学)
作者
Dihang Yang,David Murphy,Hooman Darabi,Arya Behzad,R. Ruby,Reed Parker
标识
DOI:10.1109/rfic51843.2021.9490409
摘要
A 1mW −261dB FOM PLL with 91fs jitter is presented that combines a low-noise, high-frequency FBAR reference with the unity-gain harmonic-mixing (HM) PLL to minimize reference noise gain and avoid entirely the amplification of sigma-delta modulator quantization noise and fractional spurs, which, in turn, allows for a substantially larger loop bandwidth to suppress the VCO noise and speed settling.
科研通智能强力驱动
Strongly Powered by AbleSci AI