静态随机存取存储器
计算机科学
Verilog公司
嵌入式系统
计算机体系结构
电子设计自动化
电路设计
考试(生物学)
计算机工程
计算机硬件
可靠性工程
工程类
现场可编程门阵列
生物
古生物学
摘要
Nowadays,SRAMs often take up a lot of room in the layout of SOC design.We often use EDA tools to generate specific MBIST circuits to test these SRAMs.But under the circumstance that we have no such EDA tools,what we can do is just writing verilog codes artificially.This article provides a method to fulfill the MBIST design without any specific EDA tools,and at last it gives out simulation results and synthesis reports.
科研通智能强力驱动
Strongly Powered by AbleSci AI