CMOS芯片
航程(航空)
阈下传导
炸薯条
晶体管
拓扑(电路)
电气工程
能量(信号处理)
电流(流体)
功率(物理)
电压
计算机科学
数学
材料科学
物理
工程类
量子力学
复合材料
作者
Cong Huang,Hailong Jiao
出处
期刊:IEEE Journal of Solid-state Circuits
[Institute of Electrical and Electronics Engineers]
日期:2023-04-27
卷期号:58 (10): 2685-2695
被引量:1
标识
DOI:10.1109/jssc.2023.3266221
摘要
Level shifters (LSs) are essential circuit elements in digital integrated circuits with multiple power domains. Cross-coupled LS (CCLS) and current mirror LS (CMLS) are the classical topologies. However, CCLS has a current contention issue, while CMLS suffers from high static current. In this article, a CCLS/CMLS hybrid LS, $\text{C}^{3}$ MLS, is proposed for ultra-wide-range level conversions from extremely low voltage deep in the subthreshold region to nominal supply voltage. By maintaining the merits of CCLS and CMLS and utilizing them to kill the drawbacks of each other, the proposed $\text{C}^{3}$ MLS achieves limited-current-contention and static-current-free level conversions. Various other circuit optimizations, such as use of pass transistors, current limiter, multi-threshold voltage transistors, and short-channel effect aware sizing, are also applied for the proposed LS. A test chip is fabricated in the UMC 55-nm low power CMOS technology. The measurement results across 20 samples from ten dies demonstrate that the proposed LS achieves a propagation delay of 20.08 ns and an energy consumption per transition of 18.11 fJ (on average) for 0.3 V-to-1.2 V level conversion with 1-MHz input frequency. The proposed LS exhibits the lowest energy-delay product among the state of the art and an average static power consumption of 0.12 nW at $V_{\mathrm {DDL}}$ = 0.3 V. The measured average minimum convertible input level from 20 samples is 196 mV and 56 mV at 1-MHz and 10-kHz input frequencies, respectively. Furthermore, the proposed LS shows good delay scalability with supply voltage scaling.
科研通智能强力驱动
Strongly Powered by AbleSci AI