Lv4
570 积分 2022-09-27 加入
Switched-Mode-Control Based Hybrid LDO for Fine-Grain Power Management of Digital Load Circuits
1天前
已完结
25.1 A Fully Synthesizable Distributed and Scalable All-Digital LDO in 10nm CMOS
9天前
已完结
A Fully Synthesizable All-Digital Dual-Loop Distributed Low-Dropout Regulator
9天前
已完结
Comparator Circuits for Successive Approximation Register Based Analog-to-Digital Converters
9天前
已完结
A High-Speed Comparator Using a New Regeneration Latch
19天前
已完结
Digital LDO with reference-less adaptive CLK generation and bit-shifting Coarse–Fine-control
6个月前
已完结
A Capacitor-Less Digital LDO Regulator With Synthesizable PID Controller Achieving 99.75% Efficiency and 93.3-ps Response Time in 65 nm
6个月前
已完结
A Fast Droop-Recovery Event-Driven Digital LDO With Adaptive Linear/Binary Two-Step Search for Voltage Regulation in Advanced Memory
6个月前
已完结
A Digital LDO in 22-nm CMOS With a 4-b Self-Triggered Binary Search Windowed Flash ADC Featuring Analog Layout Generator Framework
6个月前
已完结
A Fully Integrated Fast Transient Dual-Loop Digital LDO Based on Adaptive Clock Frequency for Voltage Regulation Applications
6个月前
已完结
皖公网安备34019202002308
