Lv4
570 积分 2021-11-24 加入
A 121.7-dB DR and -109.0-dB THD+N Filterless Digital-Input Class-D Amplifier With an HV IDAC Using Tri-Level Unit Cells
18小时前
已完结
A 2×20W 0.0013% THD+N Class-D audio amplifier with consistent performance up to maximum power level
18小时前
待确认
Integrated 105 dB SNR, 0.0031% THD+N Class-D Audio Amplifier With Global Feedback and Digital Control in 55 nm CMOS
19小时前
已完结
A Portable DSP Coprocessor Design Using RISC-V Packed-SIMD Instructions
10个月前
已完结
MATLAB/SIMULINK-based high-level synthesis of discrete-time and continuous-time ΣΔ modulators
2年前
已完结
Top-down design of a xDSL 14-bit 4MS/s ΣΔ modulator in digital CMOS technology
2年前
已完结
Fast Erasure Coding for Data Storage
2年前
已完结
Improving LDPC Decoding Performance for 3D TLC NAND Flash by LLR Optimization Scheme for Hard and Soft Decision
3年前
已完结
皖公网安备34019202002308
