Lv3
350 积分 2021-08-17 加入
Design of High-Bandwidth, High-DC Gain Single-Stage Amplifier for High-Speed ADCs
2个月前
已完结
Research on Operational Amplifier Optimization Methods
2个月前
已完结
High Linearity Front-End Circuit for RF Sampling ADCs with Nonlinear Junction Capacitor Cancellation
4个月前
已完结
A 12bit 160MS/s Pipelined SAR ADC with a MOS Self-Biased Cascoded Ring Amplifier
5个月前
已完结
A 2 GHz bandwidth, 6-bit inverter-based open-loop amplifier for high-speed ADCs
5个月前
已完结
Power-On Reset Circuit in 180-nm CMOS With Brownout Detection, Stable Switching Points, Long Reset Pulse Duration, and Resilience to Switching Noise
11个月前
已完结
A 14-bit 500-MS/s SHA-less Pipelined ADC in 65nm CMOS Technology for Wireless Receiver
1年前
已完结
All-Digital Background Calibration of a Pipelined-SAR ADC Using the “Split ADC” Architecture
1年前
已完结
Background Calibration of Capacitor Mismatch and Gain Error in Pipelined-SAR ADC Using Partially Split Structure
1年前
已完结
Calibration Techniques for Optimizing Performance of High-Speed ADCs
1年前
已完结
皖公网安备34019202002308
