德拉姆
计算机科学
晶体管
制作
频道(广播)
拓扑(电路)
光电子学
物理
电气工程
材料科学
工程类
电压
医学
替代医学
病理
作者
Seokhan Park,Gyuhwan Oh,Bowon Yoo,Moonyoung Jeong,Kiseok Lee,Sangho Lee,Seongbin Hong,Sang Hyun Sung,Hyungeun Choi,Taegeun Jo,Wonchul Jang,Jaekyun Park,Sangwuk Park,Hyunchul Yun,Jinbum Kim,Sung-Hwan Jang,Bongjin Kuh,Ilgweon Kim,Jeong‐Hoon Oh,Jin‐Woo Han
标识
DOI:10.1109/iedm45741.2023.10413704
摘要
This paper presents a novel 4F 2 DRAM cell transistor for future DRAM. Whereas traditional 4F 2 vertical channel transistor (VCT) were based on gate-all-around (GAA) structure, the self-aligned in 2-pitch cell array transistor (S2CAT) in this work uses a back-gate (BG) shared by two neighboring bit cells. A voltage biased to BG controls threshold voltage (V T ), which is used to suppress the leakage current. In order to mitigate the process induced bending and leaning of the thin and tall Si structure and improves channel thickness uniformity, the spacer of BG mask is used to self-align pattern two Si vertical channels. A proposed concept is verified by fabrication and measured switching characteristics.
科研通智能强力驱动
Strongly Powered by AbleSci AI