功率(物理)
符号
薄脆饼
功率消耗
计算机科学
算法
电气工程
数学
物理
工程类
算术
量子力学
作者
Gioele Mirabelli,Rongmei Chen,Zubair Ahmed,Bilal Chehab,Odysseas Zografos,Gaspard Hiblot,Pieter Weckx,Geert Hellings,Julien Ryckaert
标识
DOI:10.1109/ted.2023.3279807
摘要
Recent technological advancements have shown the potential benefits of a backside power-delivery network. Bringing the power much closer to the active logic reduces power consumption, while guaranteeing more routing resources on the top of the wafer. However, backside power delivery also opens new possibilities to further optimize the power consumption and increase functionalities of an IC design. In this work, we report on the increased functionality of wafer’s backside by evaluating different backside power-switch concepts as active backside components. Due to the free area on the backside, area requirements can be relaxed, allowing for iso-power and/or iso-performance optimization with respect to frontside power-switches. Si and WS 2 are considered as candidate materials. Si-based backside power-switches show up to $3.5\times $ less power at iso-performance, while WS 2 more than $10\times $ . For a careful study of WS 2 , both mobility and Schottky barrier are varied. Even in degraded conditions, WS 2 -based backside power-switches can outperform Si ones, at iso-performance and iso-power condition. This work shows a clear window of opportunity for the increase functionality of the wafer’s backside, as well as the heterogeneous integration of novel material with advanced Si logic.
科研通智能强力驱动
Strongly Powered by AbleSci AI