Hidden Threats during automated Latch-up Testing

Recent characterization of Latch-up testers has identified high risk anomalies that may cause false failures during Latch-up testing. Various test methods have been implemented to reduce or eliminate the magnitude of these threats. Awareness of these threats are essential for avoiding false failures and for debugging existing failures.