A Review of Capacitance Multiplication Techniques

This paper presents a suite of implementation solutions for the capacitance multipliers in CMOS technology. Starting from the basic current mode and voltage mode approaches, innovative methods that enhance or combine them are illustrated. The interest circuit features such as multiplication factor, adjustment range, immunity to process or temperature variations, frequency behavior, voltage dynamic range and control linearity are reviewed.