材料科学
电介质
晶体管
半导体
光电子学
薄脆饼
泄漏(经济)
高-κ电介质
场效应晶体管
栅极电介质
氧化物
栅氧化层
等效氧化层厚度
纳米技术
电压
电气工程
宏观经济学
工程类
经济
冶金
作者
Yichi Zhang,Yu Jia,Ruixue Zhu,Mengdi Wang,Congwei Tan,Teng Tu,Xuehan Zhou,Congcong Zhang,Mengshi Yu,Xiaoyin Gao,Yu-Fei Wang,Hongtao Liu,Peng Gao,Keji Lai,Hailin Peng
标识
DOI:10.1038/s41928-022-00824-9
摘要
Scaling down the size of field-effect transistors in integrated circuits leads to higher speed, lower power consumption and increased integration density, but also results in short-channel effects. Transistors made using high-mobility two-dimensional (2D) semiconductor channels and ultrathin high-κ dielectrics can suppress this effect. However, it is difficult to integrate 2D semiconductors with dielectric layers that have an equivalent oxide thickness below 0.5 nm and low leakage current. Here we report the wafer-scale synthesis of β-Bi2SeO5—a single-crystalline native oxide with a dielectric constant of around 22—via the lithography-compatible ultraviolet-assisted intercalative oxidation of the high-mobility 2D semiconductor Bi2O2Se. We use the approach to create top-gated 2D transistors with sub-0.5-nm-equivalent-oxide-thickness dielectrics that exhibit leakage current below the low-power limit of 0.015 A cm−2 at a gate voltage of 1 V.
科研通智能强力驱动
Strongly Powered by AbleSci AI